닫기
216.73.216.214
216.73.216.214
close menu
KCI 등재
Simulation of High-Speed and Low-Power CMOS Binary Image Sensor Based on Gate/Body-Tied PMOSFET-Type Photodetector Using Double-Tail Comparator
( Hyeunwoo Kwen ) , ( Sang-hwan Kim ) , ( Jimin Lee ) , ( Pyung Choi ) , ( Jang-kyoo Shin )
센서학회지 29권 2호 82-88(7pages)
UCI I410-ECN-0102-2021-500-000977807
* 발행 기관의 요청으로 이용이 불가한 자료입니다.

In this paper, we propose a complementary metal-oxide semiconductor (CMOS) binary image sensor with a gate/body-tied (GBT) p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET)-type photodetector using a double-tail comparator for highspeed and low-power operations. The GBT photodetector is based on a PMOSFET tied with a floating gate (n+ polysilicon) and a body that amplifies the photocurrent generated by incident light. A double-tail comparator compares an input signal with a reference voltage and returns the output signal as either 0 or 1. The signal processing speed and power consumption of a double-tail comparator are superior over those of conventional comparator. Further, the use of a double-sampling circuit reduces the standard deviation of the output voltages. Therefore, the proposed CMOS binary image sensor using a double-tail comparator might have advantages, such as low power consumption and high signal processing speed. The proposed CMOS binary image sensor is designed and simulated using the standard 0.18 μm CMOS process.

1. INTRODUCTION
2. OPERATING PRINCIPLES
3. SIMULATION RESULTS
4. CONCLUSIONS
ACKNOWLEDGMENT
REFERENCES
[자료제공 : 네이버학술정보]
×